Abstract
Introduction
Electromigration is the primary reliability concern for interconnects in Integrated Circuits (IC). Copper (Cu) has been replacing aluminum (Al) as the metal of choice for interconnects due to its lower resistivity and higher resistance to electromigration. While the electromigration phenomenon in Al interconnects is well studied [1] [2] [3] , the reliability of Cu technology is under active investigation. In this paper, we contrast the failure mechanisms in Cu and Al technology and compare the electromigration reliability assessments at a circuit-level.
Interconnect Processing Technology
The fabrication processes are drastically different for Cu and Al interconnects due to their differences in chemical properties. Al reacts with SiO 2 to form alumina, which eliminates Al atomic diffusion into the dielectric. Al metallization is processed by subtractive etching in which the patterned lines are formed by etching the deposited blanket Al film. The Al architecture has thick refractory metal layers (made of TiN, Al 3 Ti, or both), at the top and bottom of the lines serving as anti-reflection coating and seed layer for the via-fill process, respectively. Tungsten (W) filled vias are used to connect different levels of Al metallization ( figure 1(a) ).
Unlike Al, Cu does not chemically reduce SiO 2 . Furthermore, suitable etchants for Cu thin films are unavailable. Consequently, Cu interconnects are fabricated by the damascene method, in which a trench is etched into the inter-level dielectric before filling it with Cu by electroplating. Thin refractory metal layers consisting of Ta or TaN are placed at the sides and bottom of the lines to prevent Cu from diffusing into the device layer. The Cu lines are capped with a dielectric diffusion barrier, which is usually made of Si 3 N 4 . Dualdamascene Cu-filled vias are used to connect different levels of metallization in Cu interconnects ( figure 1(b) ). 
Contrasting Failure Characteristics
In Cu interconnects, it has been widely reported that the Cu/Si 3 N 4 interface acts both as the dominant diffusion path and as the likely site for void nucleation [3] [4] [5] . Due to this fact, the lifetimes of via-above (or M1) type interconnects are different from that of via-below (or M2) type interconnects [4, 5] . As illustrated in figure 2, vias and connector lines are located above the test lines in M1 structures. Conversely, in M2 structures, the vias and connector lines are located below the test lines. We experimentally demonstrated that the lifetimes of the M2-type structures were always higher than those of the M1-type structures, given the same dimensions and number of vias at the ends [4] .
During electromigration, a tensile stress develops at the cathode ends of the Cu lines, where the Ta liner usually forms a blocking boundary to the Cu atoms. In current Cu technology, the critical tensile stress for void nucleation has been estimated to be 41MPa or less [3] , comparing to 500MPa for Al technology [2] . In M2 Cu structures, voids preferentially nucleate at the Cu/Si 3 N 4 interface due to the low critical stress for that interface. An open-circuit or resistance saturation failure would occur only when the void grows to span the entire thickness of the line, resulting in a large void volume ( figure 2(b) ). On the other hand, in M1 structures, the maximum tensile stress develops at the Cu/Si 3 N 4 interface near the cathode via. Therefore, an open-circuit failure would occur if a small-volume void spans right underneath the via such that the pathway for electron flow is blocked ( figure 2(a) ). This asymmetry in the void volume required for failure not only accounts for the M1-M2 asymmetry in lifetimes but also contributes to the different short length effects for immortality in via-above (M1) and via-below (M2) type of interconnects. At short lengths, the reliability improves for both Al and Cu interconnects [3, [6] [7] [8] [9] . However, unlike Al interconnects, the tolerable non-fatal void volumes in M1 and M2 structures are different. Consequently, different critical current density line length product, (jL) critical , for immortality has been reported. Ho et al. obtained a value of 3700A/cm for M2 structures [7, 8] , and Hau-Riege et al. reported a (jL) critical of 1500A/cm for M1 structures [6] . In contrast, only one (jL) saturation (4000A/cm) is needed for Al interconnects [10] . This is because Al interconnect architecture allows for top and bottom conducting shunt layers to divert electron flow around small voids in both M1 and M2 types of structures.
The International Technology Roadmap for Semiconductors projects maximum current density j max , among other interconnect related parameters, for each technology generation in the future [11] . Using the j max values from the 2003 edition, we computed the immortality length (length below which an interconnect tree is immortal) in various technology generations as illustrated in table 1. As technology scaling progresses, the immortality length is consistently decreasing for both Cu and Al technologies. This suggests more and more interconnects trees will be prone to electromigration failure when stressed at their maximum current densities. Al metallization technology has longest immortality lengths due to the highest (jL) product threshold.
Diffusivity Mechanisms and Models
When quantifying electromigration, we can represent the dominant diffusion paths in Al and Cu interconnects by equations (1) and (2), respectively, following the convention presented by Hu et al. [12] .
Here, D is the diffusivity, which bears an Arrhenius or exponential form, z* is the effective charge, is the diffusion interface width, and d, h, and w, are the grain size, line thickness, and line width, respectively. S denotes the Al/refractory metal liner interfaces and the Cu/overlayer interface for Al and Cu systems, respectively. GB represents grain boundary. We assume that all other diffusion paths have negligible contributions. In Al interconnects, grain boundary diffusion dominates in lines with polygranular microstructures, which are wider than the average grain size. Interface diffusion dominates in lines with bamboo microstructures, which are narrower than the average grain size. Equations (3) and (4) 2 /s, Ea GB =0.8eV, and GB = 0.5nm [13, 14] . Diffusivity in Al polygranular type lines depend on line width, w.
In Cu interconnects, the Cu/Si 3 N 4 interface is the dominant diffusion path [3] [4] [5] . We determined the kinetic parameters associated with the effective diffusivity through conventional package-level electromigration stress experiments using fully-processed dual-damascene Cu interconnects (both via-above and via-below structures) under constant current densities. In these experiments, we observed that in both types of structures, a significant fraction of the test population exhibited steady resistance increase over time prior to failure. We postulated that this gradual resistance increase results from void growth and correlated the rate of resistance increase with the drift velocity for electromigration [15, 16] . Among the results, we determined the activation energy (Ea) for Cu electromigration to be 0.80±0.06eV, which is in very close agreement with the value found from lifetime analyses for the same structures. We also determined (D S,0 S )/h ref to be 1.3E-9m 2 /s. Equation (5) is used to model atomic diffusivity in Cu interconnects. (5) Comparing Al and Cu diffusivities, for a given line width, Cu diffusivity is always about 1/15 of that for polygranular Al, due to the similarity in activation energies. Al bamboo diffusivity is lower than that of Cu only for temperatures lower than 302ºC, because the activation energy for Cu diffusivity is lower than that for Al bamboo diffusivity.
Electromigration Lifetime Model
While simulation of electromigration in complex interconnect trees is possible, less computationally intensive analytical models are needed for circuit-level reliability assessment. A conservative model for the analysis of interconnected trees has been previously proposed by Hau-Riege and Thompson [2] . An extension of that model for Cu interconnects is presented in [17] . Time to void nucleation, t nucl , and time to extrusion, t extru , at a node or via can be expressed in closed form using the critical stresses nucl and extru . 
At each via, the stress evolution of the whole subtree is considered. Each subtree is then replaced with a semiinfinite limb with an effective diffusivity and current density. Once a void nucleates, it starts to grow and leads to a resistance increase in one of the limbs. Assuming that the void spans the whole width and thickness of the interconnect, the void length is written as a function of time using which t grow, time to void growth of length L v can be expressed as,
Equations 6, 7, and 8 are described in detail in [17] . When compared with experimental results, calculated lifetimes using the equations are conservative and sufficiently capture the correlation with critical parameters, such as current density, and predict conservative time-to-failures. All vias in an interconnect tree are evaluated individually using the equations. The methodologies for estimating the lifetime of an interconnect tree for Cu and Al technologies are as follows. It is important to note that extrusion has not been observed to be the primary cause of failure for both circuits operating under accelerated testing conditions (j < 5 MA/cm 2 ). Therefore, (t nucl +t grow ) is calculated as the TTF of via-below type nodes in Cu technology and for all nodes in Al technology. 
Lifetime Trends and Comparison
Lifetime comparison of Cu and Al technologies has been made for an interconnect line with a single segment of semi-infinite length connected to a via. The current density in the segment is 0.5MA/cm 2 . Table 2 shows the parameter values used in the lifetime models. Figure 3 shows the lifetime vs. temperature for the interconnect line with different via classifications in Cu technology and different line types, bamboo or polygranular, in Al technology. According to figure 3 , an Al polygranular type line (using width=1um) has the lowest lifetime. Via-above type Cu line has better lifetime than Al polygranular. Viabelow type Cu and Al bamboo type lines compete for the best lifetime depending on the temperature. As indicated in figure 3 , an Al bamboo type line has better lifetime than a via-below type Cu line for temperatures less than 161 o C. Defining this particular temperature to be the cross-over temperature, T c , after which via-below Cu has the best lifetime of all, we observe a decrease in T c with increasing current density shown in figure 4 . The above observation can be applied to assess interconnect reliability direction in future technology generations using the current densities and temperatures as predicted in the International Technology Roadmap for Semiconductors [11] . 
SysRel: Layout Level Reliability CAD Tool
While it is important to study electromigration behaviors in straight line interconnects, circuit-level reliability study is required for more realistic assessment of the impact of different interconnect materials. SysRel is a new RCAD tool for electromigration reliability analysis and comparison of 2D and 3D circuit layouts in Al and Cu technologies [18] . SysRel utilizes a hierarchical flow diagram for reliability analysis treating interconnect trees extracted from layouts as the fundamental reliability units (FRUs). The FRUs are filtered out for immortality in two stages, first using a current density of j max from the ITRS and then using j local from circuit simulation. Via-type based jL product thresholds are applied in the filtering stages for Cu technology. However, no such via classification is required for Al technology as a single jL product threshold is sufficient.
Material specific parameters used in SysRel are as reported in table 2. While some parameters, particularly bulk modulus, may vary with interconnect geometries, we use conservative uniform values across a circuit layout. SysRel is an electromigration analysis tool and hence stress voiding, another interconnect failure mechanism, is not considered in this work. After the immortality filtering stages in SysRel, the analytical model described in section 5 is applied to the mortal FRUs to get expected lifetimes due to electromigration failure. Lifetimes are combined using a joint stochastic process with a series combination of all FRUs. Given a target lifetime for the chip, the full-chip reliability metrics for output are: probability of survival, FIT (failure unit) along lifetime, maximum FIT, and time to cumulative % failure.
Circuit Level Reliability Comparison
A 32-bit comparator circuit layout is simulated in SysRel for electromigration reliability analysis in Cu and Al technologies. The comparator circuit is designed using a design flow from behavioral description with VHDL to physical layout using an IIT standard cell library for TSMC 0.18um process [19] . Total dynamic power reported in the synthesis tool from library cell characterizations is 26.6mW at Vdd=5V. The layout has up to 5 layers of metallization; metal1 and metal2 for intra-cell routing, and all metal layers for inter-cell routing. Power delivery lines are in metal1 and metal2 in ring format ( Table 4 shows the reliability simulation results from SysRel for Cu metallization in the layout. Figure 5 shows the layout after the final simulation step when the mortal trees are marked. According to the analysis, Vdd and Gnd rings in metal1 and metal2 are prone to electromigration failure. The lifetimes of each unit are listed in table 4. The worst lifetime of 23.2 years is due to via-above type Cu line in metal1. Increasing the line widths of viaabove type Cu lines from 2.5um to 5um and running the reliability simulation again, SysRel predicts lifetime improvement in the worst case lines from 23.2years to 92.9 years, and the overall reliability metrics are t 50 =37.5years, FIT 563, and probability of survival=0.98. Table 5 shows the reliability simulation result with the 32-bit comparator layout for Al technology. The same interconnect trees in Vdd and Gnd rings, as shown in figure 5 , are mortal in Al technology. However, the lifetime of each unit is now only 4.39 years due to the 2.5um wide Al polygranular type lines in the power delivery rings. Using a track layout method with narrow (0.5um) metal lines, as shown in figure 6 , we can convert the mortal lines in the power supply rings from polygranular type to bamboo type. Using such a technique, the lifetime of each metal line can be improved to 306.82 years and the overall reliability metrics are t 50 =99.8years, FIT 5.9, probability of survival=0.99. Step 1 Layout Extraction (total # of trees=1143)
Step 2 Via-based (j max L) filter, # of immortal trees = 1093
Step 3 Via-based (j local L) filter, # of immortal trees = 42
Step 
Conclusion
The differences in interconnect architecture between Al and Cu technologies lead to different failure mechanisms.
Consequently, different reliability assessment methodologies must be applied to Cu interconnects compared to Al interconnects. Unlike Al technology, a (jL) product filtering algorithm with a classification of separate via-above and via-below treatments is required in Cu interconnect trees.
Comparison of lifetimes of a straight line interconnect shows that an Al bamboo type line has the best lifetime in typical operating condition (j<0.5MA/cm 2 and T<105 o C) followed by Cu via-below, Cu via-above, and Al polygranular type lines. A reliability RCAD tool, SysRel, has been used to compare layout-level electromigration reliability for a 32-bit comparator layout with different technologies. SysRel identifies mortal units and allows "what-if" analysis on those units for improving reliability. Al bamboo type lines for the mortal units predict the best improvement in full-chip reliability.
